TS-7250-V3 PC104 Bus Timing

From Technologic Systems Manuals
Revision as of 10:46, 9 July 2021 by Mark (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

The TS-7250-V3 PC104 cycles are approximately 1us per access in total, on either 8 or 16-bit. The timing is not user configurable, but is known to work with most typical ISA compatible devices such as a 16550, SJA1000, and more.

TS-7250-V3 PC104 Write Strobe.svg
TS-7250-V3 PC104 Read Strobe.svg